

SYSTEMS FOR SELECTIVELY DISABLING TIMING VIOLATIONS  
IN HARDWARE DESCRIPTION LANGUAGE MODELS OF INTEGRATED CIRCUITS  
AND METHODS OF OPERATING THE SAME

ABSTRACT OF THE DISCLOSURE

5        There is disclosed an IC simulation system operable to  
10        (i) store a plurality of HDL modules, each of which is  
15        representative of a circuit element, (ii) receive a HDL description  
20        of a desired circuit, and (iii) synthesize a circuit netlist as a  
25        function of the received HDL circuit description and ones of the  
30        plurality of HDL modules, the circuit netlist is responsible for  
35        defining behavioral relationships among associated ones of the HDL  
40        modules, and associate a timing-violation controller with the  
45        circuit netlist to ignore selected timing violations sensed as a  
50        function of various ones of the behavioral relationships during  
55        simulation of the desired circuit.